
The DDR Detective®

Power Tools for Bus Analysis

DDR Protocol, Compliance, Performance, Trace and System Characterization all in one tool!

Key Features

- Supports DDR3, DDR4, LPDDR3 and LPDDR4!
- Thousands of counters for DDR4 count performance metrics real time all the time
- Analyzes bus speeds up to 3200 NEW MT/s DDR4/LPDDR4, 2400 DDR3 and 1600 for LPDDR3
- SGB/optional 16GB Internal memory can store up to 512M/1G Captured States!
- Real time analysis, not only postprocessing
- Eye Detector guarantees valid data acquisition
- Protocol Violation Detector executes hundreds of simultaneous real time tests
- Row Hammer Detection captures those unexplained DDR3 memory failures!
- Interactions among up to 8 ranks, over two slots are analyzed.
- Mode register capture is supported on up to 8 ranks, in 1 or 2 slots.
- Performance Counters, Reads, Writes, total Clocks, by rank, also power management information
- Supports Auto-Clock rate detect and clock stoppage for LPDDR3,LPDDR4 and DDR4
- Connects to the target under test with DIMM, SO-DIMM, and BGA interposers or a midbus probe
- Integrated MicroSoft Charts gives quick insight into large trace captures



Up to 1 G captured states!

Hardware Filtering (storage qualification) gives 70% more!

State Listing and State Waveform


Helping you Design Tomorrow's Computers, Today

FuturePlus Systems is the technology leader in protocol analysis tools for the computer design industry. Our protocol, performance and power management analyzers combined with our Interposers and software help you monitor and verify complex activities on your advanced-technology computer bus design. FuturePlus Systems offerings include bus-analysis solutions for most popular computer buses. Visit www.futureplus.com for more information.




DDR4 Performance event

reporting in real time all the time uploaded every second for as long as you have disk space!




New DDR4 Performance features


- Bus Command Utilization Analysis
- Page Hit Analysis
- Bank Group Analysis
- Power Management Analysis
- Multiple Open Bank Analysis
- Bank Utilization Analysis
- Data bus Utilization Analysis




Summary/Drill down mode shows hours and even days of results in a single view




What does this mean? Currently available products capture a miniscule amount of DDR traffic, count the events in the trace and then display. Deadtime between traces and trace depth give only a small sampling of actual DDR events. The DDR Detective use new breakthrough architecture to accumulate events on EVERY cycle! Thus no bus events are missed. This never been done before feature gives unprecedented insight into DDR bus activity for validation, system architects, software engineers and designers.



The DDR Detective® Protocol Compliance



Unique Scoreboard
displays errors in real
time using counters not
post processed
information



The DDR Detective®:


- Covers 65 tests on all banks and ranks for over 1000 concurrent checks
- Stored Log file lists test failure, day and time of day when the failure occurred
- Scoreboard display gives quick indication of what test is failing and on what rank
- >8Gb of trace memory has advanced Charting feature
- Auto configures the sampling window for acquisition of address, command and control for the DDR Detective and does not rely on latches that need stable clock/data relationship

Additional Protocol Probe Features:

- Automatically calculates protocol parameters based on JEDEC specifications and loads into the protocol checking function.
- > Allows user to override and enter new parameter values
- Ability to enable and disable each compliance test
- > Allows user to load the DDR Detective configuration or save parameters
- Monitors and displays running totals of the test failures and performance counters once per second.
- >512M states with store qualification on any command and trigger on any DDR event

Margin Testing

- Measure your memory sub-systems latencies
- Characterize memory latency performance
- · Learn what how much margin your system is operating at
- See if test coverage is complete




Performance Hit!
Transactions could be closer
together to increase
bandwidth


Event not occuring so no margin can be measured

Perfect!
Operating right at specification

JEDEC Spec violation! Commands are too close together, risk data corruption


Automated Setup






- MRS Capture
- SPD Capture
- Eye Detector*
- *no interposer latches allows for use in marginal systems

Easy Triggering and Storage Qualification






- Full address/command triggering in one step*
- Use any transaction with address as a store qualifier*
- Store only certain commands or just violations*
- Store only Accesses to a certain bank group/bank/rank*
- * Features found only on the NEW DDR Detective


State Listing and Waveform

The **FS2800** displays 512M states with Time Stamps



Tool tracks Rank Power Status a metric only found in the FS2800! HW store qualification stores only transactions of interest Shows the violation on the exact state it occurs on.

Innovative State Waveform lets you add markings and notes to the waveform display




Row Hammer Detection


DDR3 memory is plagued by a known failure mechanism called Row Hammer. See an informative video here: Row Hammer explained. A white paper on the topic can be found here.

Row Hammer Detection feature for DDR3


- Tracks and counts every ACTIVATE command
- Indicates if thresholds are crossed
- Output displays rank and bank of rows that show excessive ACTIVATE commands
- Exact Row Address indicated
- Address Range feature makes Row Hammer Detection even more accurate!
- Helps find those unexplained memory errors!
- See a video of this tool in action




Trigger out to Logic Analyzer or scope



Charting feature quickly sorts stored data






Connecting to the Target


- DIMM and SODIMM Interposers
- BGA Interposers
- MidBus Footprint
- Flying Lead
- DIMM and SODIMM interposers that also connect to the Logic Analyzer for full DQ/DQS trace













Ordering Information

FS2800A	DDR3/DDR4 3200MT/s Trace DDR Detective
FS2821	Add FS2801 LPDDR3 functionality to the FS2800x
FS2820A	Add DDR4 3200MT/s Violation Detection to DDR Detective
FS2850	Add DDR4 2666MT/s Performance Counters to DDR Detective
FS2801	LPDDR3 DDR Detective
FS2851	ADD FS2800x DDR3/DDR4 Trace to the FS2801
FS2804	LPDDR4 DDR Detective
FS2805	ADD LPDDR4 FS2804 functionality to the FS2800x
	Need an upgrade from FS2800 to FS2800A? Contact us!

Probing Options

FS2363	Add DDR3 DIMM A/C/C Interposer for DDR Detective
FS2424	Add DDR3 SO-DIMM A/C/C Interposer for DDR Detective
FS2367	Add DDR3 DIMM Satellite* Interposer for DDR Detective
FS2422	Add DDR3 SO-DIMM Satellite* Interposer for DDR Detective
FS2823	Add DDR4 DIMM A/C/C Interposer for DDR Detective
FS2824	Add DDR4 SO-DIMM A/C/C Interposer for DDR Detective
FS2853	Add DDR4 DIMM Satellite* Interposer for DDR Detective
FS2854	Add DDR4 SO-DIMM Satellite* Interposer for DDR Detective
FS2826	Add DDR Midbus A/C/C Connection for DDR Detective
FS2827	Flying Lead for use with Keysight scope interposers and FS2800
FS2809	DDR Detective Memory Upgrade Option of 1G states
FS2425	DDR3 BGA Cable Adapter and SW upgrade to support BGA
FS2852	DDR4 BGA Cable Adapter and SW upgrade to support BGA

Probing Options that include Logic Analyzer connections

FS2362	DDR3 2400 DIMM Interposer A/C/C/DQ for the FS280x/U4154A
FS2436	DDR3 SO-DIMM Interposer A/C/C/DQ for the FS280x and LA
FS2835	DDR4 DIMM Interposer A/C/C/DQ for the FS280x/U4154A
FS2836	DDR4 SO-DIMM Interposer A/C/C/DQ for the FS280x/U4154A

^{*} Satellite gives Slot 2 Probing for same channel

See http://www.futureplus.com/ddr-detective/ for detailed requirements.

FuturePlus Systems Corporation

15 Constitution Drive Bedford, NH 03110 Phone: 603 472-5905 Fax: 603 471-2738

Website: www.futureplus.com

KEYSIGHT TECHNOLOGIES

Strategic Solutions Partner
Extending our solutions to meet your needs

Email:Protocol.Decode@FuturePlus.com

FuturePlus Systems does not assume any responsibility for use of any circuitry described, and reserves the right to change said circuitry and specifications at any time without notice.